IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: Not yet assigned Examiner: Not yet assigned

Serial No. Not yet assigned Filed: November 25, 2003

In re Application of: Plants et al.

For: DELAY LOCKED LOOP FOR AN FPGA ARCHITECTURE

Certificate of Express Mailing

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as Express Mailing Label No. EV263395954US, in an envelope addressed to Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on 11/25/03 *Signed* Stephanie Davis

CONTINUING APPLICATION TRANSMITTAL LETTER
37 C.F.R. § 1.53(b)

Mail Stop Patent Application
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Enclosed for filing please find the patent application for an invention entitled DELAY LOCKED LOOP FOR AN FPGA ARCHITECTURE, filed on behalf of Actel Corporation, assignee from inventors William C. Plants, Nikhil Mazumder, Arunangshu Kundu, James Joseph, and Wayne W. Wong. This application includes 22 pages of specification, 2 pages of claims, 1 page of abstract, 18 sheets of drawing figures. Also enclosed is a Request for Non-Publication, a copy of the Declaration and Power of Attorney from the parent application, and a check in the amount of $770.00 for the filing fee for a large entity.

This application is a continuation of co-pending United States Patent Application Serial Number 09/519,311, filed March 6, 2000.

The attorney's docket number of this new application is ACT-280COA.

Kindly address all communications regarding this application to:

Customer No. 28661
Kenneth D'Alessandro
Sierra Patent Group, Ltd.
P.O. Box 6149
Stateline, NV 89449
Telephone (775) 586-9500

In the event any variance exists between the amount enclosed and the Patent Office charges for filing the above-noted documents, including any fees required under 37 CFR 1.136 for any necessary extension of time to make the filing of the attached documents timely, the Assistant Commissioner is hereby authorized to charge or credit the difference to our Deposit Account No. 50-0612. A duplicate of this page is enclosed.

Respectfully submitted,
SIERRA PATENT GROUP, LTD.

Dated: November 25, 2003

Kenneth D'Alessandro
Reg. No. 29,144

Sierra Patent Group, Ltd.
P.O. Box 6149
Stateline, NV 89449
(775) 586-9500

PATENT
Docket No.: ACT-280COA

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: Not yet assigned Examiner: Not yet assigned

Serial No. Not yet assigned Filed: November 25, 2003

In re Application of: Plants et al.

For: DELAY LOCKED LOOP FOR AN FPGA ARCHITECTURE

Certificate of Express Mailing

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as Express Mailing Label No. EV263395954US, in an envelope addressed to Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on 11/25/03*, Signed* Stephanie Davis

REQUEST FOR NONPUBLICATION PURSUANT TO 37 C.F.R. § 1.213

Mail Stop Patent Application
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Applicant hereby requests that this application not be published under 35 U.S.C. §122(b). Applicant certifies that the invention disclosed in the application has not been and will not be the subject of an application filed in another country, or under a multilateral agreement, that requires publication at eighteen months after filing.

Respectfully submitted,
SIERRA PATENT GROUP, LTD.

Dated: November 25, 2003

Kenneth D'Alessandro
Reg. No.: 29,144

Sierra Patent Group, Ltd.
P.O. Box 6149
Stateline, NV 89449
(775) 586-9500